{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:17:24Z","timestamp":1725387444239},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.23919\/apsipa.2018.8659629","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:11:49Z","timestamp":1552950709000},"page":"1402-1405","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfigurable Process Engine for Flexible Convolutional Neural Network Acceleration"],"prefix":"10.23919","author":[{"given":"Xiaobai","family":"Chen","sequence":"first","affiliation":[]},{"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref6","first-page":"161","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks [C]","author":"zhang","year":"2015","journal-title":"the ACM\/SIGDA international symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2810831"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","year":"2014","author":"simonyan","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"}],"event":{"name":"2018 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","start":{"date-parts":[[2018,11,12]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2018,11,15]]}},"container-title":["2018 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8648538\/8659446\/08659629.pdf?arnumber=8659629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T04:54:46Z","timestamp":1598244886000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8659629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/apsipa.2018.8659629","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}