{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:20:53Z","timestamp":1774966853941,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100014124","name":"CEEPUS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100014124","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,30]]},"DOI":"10.23919\/contel52528.2021.9495970","type":"proceedings-article","created":{"date-parts":[[2021,7,30]],"date-time":"2021-07-30T20:55:17Z","timestamp":1627678517000},"page":"110-114","source":"Crossref","is-referenced-by-count":9,"title":["Review on Low-Power Consumption Techniques for FPGA-based designs in IoT technology"],"prefix":"10.23919","author":[{"given":"Marsida","family":"Ibro","sequence":"first","affiliation":[]},{"given":"Galia","family":"Marinova","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/iEECON48109.2020.229515"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1016\/j.mejo.2019.06.014","article-title":"Cascaded power management unit characterization for TEG-based IoT devices in 65?nm CMOS","volume":"90","author":"kilani","year":"2019","journal-title":"Microelectronics Journal"},{"key":"ref30","first-page":"33","volume":"67","author":"anagnostou","year":"0","journal-title":"Energy and power awareness in hardware schedulers for energy harvesting IoT SoCs Integration"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00018"},{"key":"ref11","first-page":"41","article-title":"2 CMOS Design and Layout","author":"bhargava","year":"2020","journal-title":"Advanced VLSI Technology Technical Questions and Solutions"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ConfTELE50222.2021.9435553"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ConfTELE50222.2021.9435579"},{"key":"ref14","first-page":"1","article-title":"Hybrid Network of Packet Switching and STDM in a Multi-FPGA System","author":"shimizu","year":"2021","journal-title":"2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"},{"key":"ref15","year":"0"},{"key":"ref16","year":"0","journal-title":"Samsung Electronics Starts Production of EUV-based 7nm LPP Process"},{"key":"ref17","year":"0","journal-title":"Xilinx FPGA products"},{"key":"ref18","year":"0","journal-title":"Cost-optimized portfolio product tables and product selection guide"},{"key":"ref19","year":"0","journal-title":"Intel FPGA Products FPGA and SoC FPGA Devices and Solutions"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102966"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCMC51019.2021.9418273"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930910"},{"key":"ref3","year":"2019","journal-title":"Intel System-on-Chips"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.01.010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSN48538.2019.00068"},{"key":"ref5","article-title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","author":"nadal","year":"0","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","year":"0","journal-title":"Ultra-Low-Power iCE Fpgas"},{"key":"ref7","year":"2020","journal-title":"Versal The first adaptive compute acceleration platform (ACAP) WP505 (v1 1 1)"},{"key":"ref2","year":"2019","journal-title":"Xilinx System-on-Chips"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927129"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.001.1900359"},{"key":"ref20","year":"2021","journal-title":"Intel Quartus Prime Pro Edition User Guide"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT47144.2019.9001747"},{"key":"ref21","year":"0","journal-title":"Vivado Design Suite User Guide 2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2019.8760106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICENCO48310.2019.9027471"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056954"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2931392"}],"event":{"name":"2021 16th International Conference on Telecommunications (ConTEL)","location":"Zagreb, Croatia","start":{"date-parts":[[2021,6,30]]},"end":{"date-parts":[[2021,7,2]]}},"container-title":["2021 16th International Conference on Telecommunications (ConTEL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9495953\/9495954\/09495970.pdf?arnumber=9495970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:39Z","timestamp":1635282639000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9495970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,30]]},"references-count":32,"URL":"https:\/\/doi.org\/10.23919\/contel52528.2021.9495970","relation":{},"subject":[],"published":{"date-parts":[[2021,6,30]]}}}