{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:50:21Z","timestamp":1729648221140,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7926963","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"85-90","source":"Crossref","is-referenced-by-count":1,"title":["An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks"],"prefix":"10.23919","author":[{"given":"Sebastien","family":"Cliquennois","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"189","author":"boesch","year":"1968","journal-title":"Some aspects of the analysis and synthesis of resistor networks"},{"journal-title":"The bounds of the set of equivalent resistances of n equal resistors combined in series and in parallel","year":"2010","author":"khan","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1119\/1.19396"},{"journal-title":"Linear Graphs and Electrical Networks","year":"1961","author":"seshu","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/TCS.1975.1084079","article-title":"The modified nodal approach to network analysis","volume":"22","author":"ho","year":"1975","journal-title":"Circuits and Systems IEEE Transactions on"},{"journal-title":"Scilab Free and Open Source Software for Numerical Computation","year":"2012","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1112\/jlms\/s2-26.2.201"},{"journal-title":"CMOS Voltage References An Analytical and Practical Perspective","year":"2013","author":"kok","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.1987.6312688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9939-1950-0036696-4"},{"journal-title":"The Art of Analog Layout","year":"2001","author":"hastings","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"journal-title":"Computer-Aided Analysis of Electronic Circuits Algorithms and Computational Techniques","year":"1975","author":"chua","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813244"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/81.828565"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1951"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07926963.pdf?arnumber=7926963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T17:39:03Z","timestamp":1569346743000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7926963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7926963","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}