{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:29:52Z","timestamp":1725622192482},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7926994","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"262-265","source":"Crossref","is-referenced-by-count":2,"title":["Droop mitigating last level cache architecture for STTRAM"],"prefix":"10.23919","author":[{"given":"Radha Krishna","family":"Aluru","sequence":"first","affiliation":[]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437283"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"year":"0","key":"ref12"},{"year":"0","key":"ref13","article-title":"Cacti"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"year":"0","key":"ref15","article-title":"Sims"},{"year":"0","key":"ref16","article-title":"Gem5"},{"year":"0","key":"ref17","article-title":"Mcpat"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"year":"0","key":"ref3","article-title":"Spin-transferTorque"},{"key":"ref6","article-title":"Mapping the Intel Last-Level Cache","author":"yarom","year":"0","journal-title":"NICTA ICT Research"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref8","article-title":"Non-volatile STT-RAM: A True Universal Memory","author":"tabrizi","year":"2009","journal-title":"Flash Memory Summit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref2","article-title":"Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability","author":"zhu","year":"0","journal-title":"Proceedings of the IEEE"},{"key":"ref1","article-title":"Latest Advances and Future Prospects of STT-RAM","author":"driskill-smith","year":"0","journal-title":"Non-Volatile Memories Workshop"},{"key":"ref9","article-title":"CACT1 6.0: A Tool to Understand Large Caches","author":"muralimanohar","year":"2009","journal-title":"Tech Rep"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07926994.pdf?arnumber=7926994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T04:25:30Z","timestamp":1496204730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7926994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7926994","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}