{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:31:03Z","timestamp":1725535863943},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7926995","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"266-269","source":"Crossref","is-referenced-by-count":0,"title":["Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation"],"prefix":"10.23919","author":[{"given":"Omayma","family":"Matoussi","sequence":"first","affiliation":[]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391543"},{"journal-title":"STMicroelectronics ST200 VLIW Series ST231 Core and Instruction Set Architecture Manual","year":"2004","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.129"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742925"},{"key":"ref4","first-page":"1","article-title":"Automated, retargetable back-annotation for host compiled performance and power modeling","author":"gerstlauer","year":"0","journal-title":"Proceedings of the Intl Conference on Hardware\/Software Codesign and System"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.933431"},{"journal-title":"Intel Intel Itanium Processor 9300 Series Reference Manual for Software Development and Optimization","year":"2010","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858323"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796537"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"fisher","key":"ref1"},{"article-title":"Polybench benchmark","year":"0","author":"pouchet","key":"ref9"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07926995.pdf?arnumber=7926995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T04:22:22Z","timestamp":1496204542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7926995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7926995","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}