{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:28:30Z","timestamp":1725625710369},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927000","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"286-289","source":"Crossref","is-referenced-by-count":8,"title":["WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach"],"prefix":"10.23919","author":[{"given":"Steven","family":"Derrien","sequence":"first","affiliation":[{"name":"Universite de Rennes I (UR1)"}]},{"given":"Isabelle","family":"Puaut","sequence":"additional","affiliation":[{"name":"Universite de Rennes I (UR1)"}]},{"given":"Panayiotis","family":"Alefragis","sequence":"additional","affiliation":[{"name":"Technological Educational Institute of Western Greece (TWG)"}]},{"given":"Marcus","family":"Bednara","sequence":"additional","affiliation":[{"name":"Fraunhofer IIS (IIS)"}]},{"given":"Harald","family":"Bucher","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT)"}]},{"given":"Clement","family":"David","sequence":"additional","affiliation":[{"name":"Scilab Enterprises (SCILAB)"}]},{"given":"Yann","family":"Debray","sequence":"additional","affiliation":[{"name":"Scilab Enterprises (SCILAB)"}]},{"given":"Umut","family":"Durak","sequence":"additional","affiliation":[{"name":"Deutsches Zentrum fur Luft-Und Raumfahrt (DLR)"}]},{"given":"Imen","family":"Fassi","sequence":"additional","affiliation":[{"name":"Universite de Rennes I (UR1)"}]},{"given":"Christian","family":"Ferdinand","sequence":"additional","affiliation":[{"name":"Absint Angewandte Informatik GmbH (ABSINT)"}]},{"given":"Damien","family":"Hardy","sequence":"additional","affiliation":[{"name":"Universite de Rennes I (UR1)"}]},{"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[{"name":"Universite de Rennes I (UR1)"}]},{"given":"Gerard","family":"Rauwerda","sequence":"additional","affiliation":[{"name":"Recore Systems B.V. (RS)"}]},{"given":"Simon","family":"Reder","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT)"}]},{"given":"Martin","family":"Sicks","sequence":"additional","affiliation":[{"name":"Absint Angewandte Informatik GmbH (ABSINT)"}]},{"given":"Timo","family":"Stripf","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT)"}]},{"given":"Kim","family":"Sunesen","sequence":"additional","affiliation":[{"name":"Recore Systems B.V. (RS)"}]},{"given":"Timon","family":"ter Braak","sequence":"additional","affiliation":[{"name":"Recore Systems B.V. (RS)"}]},{"given":"Nikolaos","family":"Voros","sequence":"additional","affiliation":[{"name":"Technological Educational Institute of Western Greece (TWG)"}]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT)"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2609248.2609261"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_29"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007516818651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967680"},{"journal-title":"Xentium® DSP Core","year":"2016","key":"ref11"},{"key":"ref5","first-page":"735","article-title":"Shared cache aware task mapping for WCRT minimization","author":"ding","year":"2013","journal-title":"18th Asia and South Pacific Design Automation Conference ASP-DAC 2013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2012.93"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SCAM.2013.6648190"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263637"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927000.pdf?arnumber=7927000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T08:08:26Z","timestamp":1623139706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7927000\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927000","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}