{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:24Z","timestamp":1750308204590,"version":"3.41.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927004","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"302-305","source":"Crossref","is-referenced-by-count":4,"title":["Gaussian mixture error estimation for approximate circuits"],"prefix":"10.23919","author":[{"given":"Amin","family":"Ghasemazar","sequence":"first","affiliation":[]},{"given":"Mieszko","family":"Lis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228450"},{"key":"ref11","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"0","journal-title":"DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742109"},{"key":"ref13","article-title":"Doppelg&#x00E4;nger: A cache for approximate computing","author":"miguel","year":"0","journal-title":"Micro"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref15","article-title":"Analytic Error Modeling for Imprecise Arithmetic Circuits","author":"huang","year":"0","journal-title":"SELSE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372583"},{"key":"ref18","article-title":"Statistical quality modeling of approximate hardware","author":"lee","year":"0","journal-title":"ISQED"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.54"},{"key":"ref3","article-title":"Improving efficiency of extensible processors by using approximate custom instructions","author":"kamal","year":"0","journal-title":"DATE"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing","volume":"18","author":"zhu","year":"2010","journal-title":"Trans VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref9","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"0","journal-title":"DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1111\/j.2517-6161.1977.tb01600.x","article-title":"Maximum Likelihood from Incomplete Data via the EM Algorithm","volume":"39","author":"dempster","year":"1977","journal-title":"J R Statist Soc (B)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/56.3.463"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547707"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1996.8.1.129"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1515\/crll.1909.136.210","article-title":"Neue Begr&#x00FC;ndung der Theorie quadratischer Formen von unendlichvielen Ver&#x00E4;nderlichen","volume":"136","author":"hellinger","year":"1909","journal-title":"Journal fur die reine und angewandte Mathematik"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927004.pdf?arnumber=7927004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:27:51Z","timestamp":1750264071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927004","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}