{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:29:44Z","timestamp":1725809384256},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927017","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"362-367","source":"Crossref","is-referenced-by-count":6,"title":["Rethinking on-chip DRAM cache for simultaneous performance and energy optimization"],"prefix":"10.23919","author":[{"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"257","article-title":"Multiple Sub-row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities","year":"2012","journal-title":"Proceedings of the 26th ACM International Conference on Supercomputing"},{"key":"ref11","first-page":"235","article-title":"Fundamental Latency Trade-offs in Architecting DRAM Caches","author":"qureshi","year":"2012","journal-title":"Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479221"},{"key":"ref13","first-page":"453","article-title":"3D-Stacked Memory Architectures for Multi-core Processors","author":"loh","year":"2008","journal-title":"Proceedings of the 35th International Symposium on Computer Architecture (ISCA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 Benchmark Descriptions","author":"henning","year":"2006","journal-title":"SIGArch Computer Architecture News"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1241601.1241619","article-title":"CPU2006 Working Set Size","author":"gove","year":"2007","journal-title":"SIGArch Computer Architecture News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488488"},{"journal-title":"High-bandwidth Memory (HBM) DRAM","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927017.pdf?arnumber=7927017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T13:37:24Z","timestamp":1569332244000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927017","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}