{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:13:27Z","timestamp":1729678407385,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927025","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"410-415","source":"Crossref","is-referenced-by-count":7,"title":["Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project"],"prefix":"10.23919","author":[{"given":"M.","family":"Rabozzi","sequence":"first","affiliation":[]},{"given":"G.","family":"Natale","sequence":"additional","affiliation":[]},{"given":"E.","family":"Del Sozzo","sequence":"additional","affiliation":[]},{"given":"A.","family":"Scolari","sequence":"additional","affiliation":[]},{"given":"L.","family":"Stornaiuolo","sequence":"additional","affiliation":[]},{"given":"M. D.","family":"Santambrogio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"144:1","DOI":"10.1145\/2601097.2601174","article-title":"Darkroom: Compiling high-level image processing code into hardware pipelines","volume":"33","author":"hegarty","year":"2014","journal-title":"ACM Trans Graph"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TPDS.2010.144"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1190\/segam2012-1282.1"},{"key":"ref13","first-page":"1","article-title":"High performance computing using fpgas","author":"sundararajan","year":"2010","journal-title":"Xilinx White Paper FPGAs"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2966986.2966995"},{"key":"ref15","article-title":"Xilinx sdaccel: a unified development environment for tomorrows data center","author":"wirbel","year":"2014","journal-title":"Technical Report The Linley Group Inc Tech Rep"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1155\/2013\/428078"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ReConFig.2015.7393328"},{"key":"ref18","first-page":"1","article-title":"Floorplanning automation for partial-reconfigurable fpgas via feasible placements generation","volume":"pp","author":"rabozzi","year":"2016","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1016\/0022-2836(81)90087-5"},{"year":"0","journal-title":"Xilinx developer zone","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ReCoSoC.2016.7533896"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MC.1980.1653418"},{"year":"0","journal-title":"Dynamic process loader — dyplo","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VLSISOC.2010.5642697"},{"year":"0","journal-title":"Maxeler technologies website","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MC.2008.65"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"Computer Architecture (ISCA) 2011 38th Annual International Symposium on"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ReCoSoC.2012.6322881"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1006\/jcph.1999.6233"},{"year":"0","journal-title":"Topic Miami-florida board","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1098\/rspl.1895.0041"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/SC.2012.107"},{"key":"ref23","first-page":"53","article-title":"On how to accelerate iterative stencil loops: a scalable streaming-based approach","volume":"12","author":"cattaneo","year":"2016","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927025.pdf?arnumber=7927025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T17:38:44Z","timestamp":1569346724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927025","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}