{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:08Z","timestamp":1772906708041,"version":"3.50.1"},"reference-count":85,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927083","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"722-731","source":"Crossref","is-referenced-by-count":91,"title":["Memristor for computing: Myth or reality?"],"prefix":"10.23919","author":[{"given":"Said","family":"Hamdioui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gert","family":"Cauwenberghs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Joshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hesham Mostafa","family":"Elsayed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1016\/j.mser.2014.06.002"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref71","doi-asserted-by":"crossref","DOI":"10.1063\/1.4967352","article-title":"Memristive neural networks: Synaptic versus neuronal stochasticity","volume":"6","author":"naous","year":"2016","journal-title":"AIP Advances"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00241"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref77","author":"eryilmaz","year":"2014","journal-title":"Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2288262"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"key":"ref75","article-title":"10&#x00D7; 10nm 2 Hf\/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"IEEE Internationa Electron Devices Meeting"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.25"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419061"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115988"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291063"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1080\/00018732.2010.544961"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"ref61","article-title":"On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex","volume":"5","author":"linares-barranco","year":"2011","journal-title":"Frontiers in Neuroscience"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.1003037"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2217153"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms12611"},{"key":"ref27","author":"chen","year":"2010","journal-title":"Electronic Effect Resistive Switching Memories"},{"key":"ref65","doi-asserted-by":"crossref","first-page":"3991","DOI":"10.1073\/pnas.1109359109","article-title":"Calcium-based plasticity model explains","volume":"109","author":"graupner","year":"2012","journal-title":"Proceedings of the National Academy of Sciences"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.3389\/fnsyn.2010.00025"},{"key":"ref29","first-page":"1","article-title":"MRL-Memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"IEEE 12th International Workshop on Cellular Nanoscale Networks and Their Applications"},{"key":"ref67","article-title":"Waveform driven plasticity in BiFeO3 memristive devices: model and implementation","author":"mayr","year":"2012","journal-title":"Advances in neural information processing systems"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00357"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527393"},{"key":"ref2","article-title":"Future of computer architecture","author":"patterson","year":"2006","journal-title":"Berkeley EECS Annual Research Symposium (BEARS) College of Engineering"},{"key":"ref1","year":"2014","journal-title":"Next Generation Computing Roadmap A study prepared for the European Commission"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180587"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568411"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.78.113309"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3415"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1021\/nl803669s"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757531"},{"key":"ref51","first-page":"432","article-title":"An 8MHz $75\\mu\\mathrm{A}$\/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU $S$ oC exhibiting 100% digital state retention at V DD= OV with< 400ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"IEEE InternationalSolid-State Circuits Conference"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3072"},{"key":"ref58","article-title":"Binaryconnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Advances in neural information processing systems"},{"key":"ref57","author":"muller","year":"2015","journal-title":"Rounding Methods for Neural Networks with Low Resolution Synaptic Weights"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00222"},{"key":"ref55","volume":"2","author":"han","year":"2015","journal-title":"Deep compression Compressing deep neural network with pruning trained quantization and huffman coding"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.11.2881"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757392"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722187"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/6.402166"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref82","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2015.0620","article-title":"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip","author":"chen","year":"2015","journal-title":"Design Automation & Test in Europe"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.7873\/DATE.2015.1136","article-title":"Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications","author":"said hamdioui","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2572164"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.3"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981816"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2435512"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2166805"},{"key":"ref4","article-title":"Whitepaper: Semiconductor Industry from 2015 to 2025","author":"jones","year":"2015","journal-title":"International Journal of Business and Strategy"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23096-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref5","year":"2014","journal-title":"Beyond CMOS White Paper"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430296"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850647"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753542"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_3"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2007.4601218"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"key":"ref48","first-page":"1","article-title":"Design of nonvolatile processors and applications","author":"su","year":"2016","journal-title":"IFIP Int Conf on Very Large Scale Integration"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753544"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798270"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2347926"},{"key":"ref43","first-page":"1","article-title":"Memristive multi state pipeline register","author":"kvatinsky","year":"2014","journal-title":"IEEE 12th International Workshop on Cellular Nanoscale Networks and Their Applications"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927083.pdf?arnumber=7927083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,7]],"date-time":"2020-10-07T19:58:24Z","timestamp":1602100704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":85,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927083","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}