{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T23:09:16Z","timestamp":1767827356604,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927093","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"770-775","source":"Crossref","is-referenced-by-count":27,"title":["Automated synthesis of compact crossbars for sneak-path based in-memory computing"],"prefix":"10.23919","author":[{"given":"Dwaipayan","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref11","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2013.6620207"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2163292"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201600680"},{"key":"ref17","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457426"},{"key":"ref4","author":"adamatzky","year":"2013","journal-title":"Memristor Networks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-9068-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180599"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038603"},{"key":"ref8","author":"jha","year":"2016","journal-title":"Computation of boolean formulas using sneak paths in crossbar computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357090"},{"key":"ref2","author":"tran","year":"2016","journal-title":"Non-volatile resistive random access memory crossbar devices with maximized memory element density and methods of forming the same"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-22647-7_5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538936"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927093.pdf?arnumber=7927093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T03:50:36Z","timestamp":1507002636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927093","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}