{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:57:47Z","timestamp":1767772667096},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927095","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"source":"Crossref","is-referenced-by-count":52,"title":["ReVAMP: ReRAM based VLIW architecture for in-memory computing"],"prefix":"10.23919","author":[{"given":"Debjyoti","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Rajeswari","family":"Devadoss","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref11","first-page":"119","article-title":"Delay-optimal technology mapping for in-memory computing using reram devices","author":"bhattacharjee","year":"2016","journal-title":"Proceedings of the 35th international conference on Computer-Aided Design"},{"key":"ref12","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858298"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865411"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref6","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187524"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927095.pdf?arnumber=7927095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:36:15Z","timestamp":1513175775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927095","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}