{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:13:22Z","timestamp":1725722002209},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927096","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"788-793","source":"Crossref","is-referenced-by-count":1,"title":["Accurate private\/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor"],"prefix":"10.23919","author":[{"given":"Nam","family":"Ho","sequence":"first","affiliation":[]},{"given":"Ishraq Ibne","family":"Ashraf","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Kaufmann","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926280"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.11"},{"key":"ref13","first-page":"465","article-title":"SWEL: Hardware cache coherence protocols to map shared data onto shared caches","author":"pugsley","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"journal-title":"GRLib","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.14"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2412139"},{"key":"ref3","first-page":"184","article-title":"Reactive nuca: Near-optimal block placement and replication in distributed caches","author":"hardavellas","year":"2009","journal-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1288-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927437"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/eScience.2015.28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.161"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref1","first-page":"111","article-title":"Subspace snooping: Filtering snoops with operating system support","author":"kim","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400687"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927096.pdf?arnumber=7927096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:49:56Z","timestamp":1506980996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927096","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}