{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:03:52Z","timestamp":1725761032245},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927097","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"794-799","source":"Crossref","is-referenced-by-count":7,"title":["Design of a low power, relative timing based asynchronous MSP430 microprocessor"],"prefix":"10.23919","author":[{"given":"Dipanjan","family":"Bhadra","sequence":"first","affiliation":[]},{"given":"Kenneth S.","family":"Stevens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913315"},{"key":"ref11","first-page":"89","article-title":"ch. Compiling the language Balsa to delay insensitive hardware","author":"bardsley","year":"1997","journal-title":"Hardware Description Languages and Their Applications Specification Modelling Verification and Synthesis of Microelectronic Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"},{"journal-title":"OpenMSP430 Specification","year":"2010","author":"girard","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914891"},{"key":"ref15","first-page":"1109","article-title":"Design of Low-Power Asynchronous MSP430 Processor Core Using AFSM Based Controllers","author":"oh","year":"2008","journal-title":"The 23rd InternationalTechnical Conference on Circuits\/Systems Computers and Communications (ITC-CSCC 2008)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.111"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675937"},{"journal-title":"Tech Rep","article-title":"Msp430 competitive benchmarking","year":"2006","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1994.282880"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587142"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.902762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA447727"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206431"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927097.pdf?arnumber=7927097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:37:38Z","timestamp":1506980258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927097","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}