{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:29:07Z","timestamp":1780500547188,"version":"3.54.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927113","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"890-893","source":"Crossref","is-referenced-by-count":44,"title":["Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs"],"prefix":"10.23919","author":[{"given":"Dong","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daewoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref3","article-title":"Design space exploration of FPGA accelators for convolutional neural networks","author":"rahman","year":"2017","journal-title":"DATE '17"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref5","volume":"abs 1409 1556","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref7","author":"jia","year":"2014","journal-title":"Caffe Convolutional Architecture for Fast Feature Embedding"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2847263.2847265","article-title":"Going deeper with embedded FPGA platform for convolutional neural network","author":"qiu","year":"2016","journal-title":"FPGA '16"},{"key":"ref9","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"FPGA'15"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927113.pdf?arnumber=7927113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T17:38:27Z","timestamp":1569346707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927113","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}