{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:21:31Z","timestamp":1770834091626,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927114","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"894-897","source":"Crossref","is-referenced-by-count":40,"title":["BITMAN: A tool and API for FPGA bitstream manipulations"],"prefix":"10.23919","author":[{"given":"Khoa","family":"Dang Pham","sequence":"first","affiliation":[]},{"given":"Edson","family":"Horta","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"JBits: Java based Interface for Reconfigurable Computing","author":"guccione","year":"1999","journal-title":"MAPLD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1016552"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_20"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"ref14","article-title":"RAPIDSMITH - A Library for Low-level Manipulation of Partially Placed-and-Routed FPGA Designs","author":"lavin","year":"2014","journal-title":"Tech Rep"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/5340318"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.13"},{"key":"ref17","year":"2015","journal-title":"UG470 — 7 SeriesFPGAs Configuration User Guide"},{"key":"ref18","year":"2015","journal-title":"UG570 ' UltraScale Architecture Configuration User Guide"},{"key":"ref19","year":"2009","journal-title":"Virtex-5 Libraries Guide for HDL Designs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref3","first-page":"696","article-title":"ECOSCALE: Reconfigurable Computing and Runtime System for Future Exascale Systems","author":"iakovos mavroidis","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435272"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294001"},{"key":"ref7","author":"yue","year":"2014","journal-title":"Rapid Overlay Builder for Xilinx FPGAs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2016.7533896"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref9","author":"koch","year":"2012","journal-title":"Partial Reconfiguration on FPGAs Architectures Tools and Applications"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref21","author":"pham","year":"2016","journal-title":"BitMan GitHub"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927114.pdf?arnumber=7927114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T04:20:50Z","timestamp":1496204450000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927114","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}