{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T07:29:39Z","timestamp":1770449379771,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927115","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"898-901","source":"Crossref","is-referenced-by-count":10,"title":["A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example"],"prefix":"10.23919","author":[{"given":"Andreas","family":"Gerlach","sequence":"first","affiliation":[]},{"given":"Juergen","family":"Scheible","sequence":"additional","affiliation":[]},{"given":"Thoralf","family":"Rosahl","sequence":"additional","affiliation":[]},{"given":"Frank-Thomas","family":"Eitrich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-76308-8"},{"key":"ref12","first-page":"45","author":"rutenbar","year":"2002","journal-title":"Idac An interactive design tool for analog cmos circuits"},{"key":"ref13","first-page":"217","author":"rutenbar","year":"2002","journal-title":"WiCkeD Analog Circuit Synthesis Incorporating Mismatch"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2717764.2717781","article-title":"Automation of analog ic layout - challenges and solutions","author":"scheible","year":"2015","journal-title":"Proc Int Symp Physical Design (ISPD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/b117184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1989.123242"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2015.7251338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217566"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-42037-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2190069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12346-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927115.pdf?arnumber=7927115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:27:47Z","timestamp":1750264067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927115","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}