{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T15:32:57Z","timestamp":1778599977500,"version":"3.51.4"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927117","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"906-909","source":"Crossref","is-referenced-by-count":11,"title":["COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories"],"prefix":"10.23919","author":[{"given":"Shivam","family":"Swami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"ref11","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"ref12","article-title":"Improving memory encryption performance in secure processors","author":"yang","year":"2005","journal-title":"IEEE Trans Computers"},{"key":"ref13","article-title":"High efficiency counter mode security architecture via prediction and precomputation","author":"shi","year":"2005","journal-title":"Proc Int Computing Symposium"},{"key":"ref14","article-title":"Improving cost, performance, and security of memory encryption and authentication","author":"yan","year":"2006","journal-title":"Proc Int Computing Symposium"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"ref17","article-title":"A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"Proc Intl Solid-State Circuits Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref4","article-title":"10× 10nm2 Hf\/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanuet","year":"2011","journal-title":"Proc Intl Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"ref8","article-title":"Improving privacy and lifetime of PCM-based main memory","author":"kong","year":"2010","journal-title":"Proc Intl Conference on Dependable Systems and Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2008.45"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","article-title":"CTR-mode encryption","author":"lipmaa","year":"2000","journal-title":"First NIST Workshop on Modes of Operation"},{"key":"ref22","article-title":"Zombie Memory: Extending memory lifetime by reviving dead blocks","author":"azevedo","year":"2013","journal-title":"Proc Int Computing Symposium"},{"key":"ref21","article-title":"Architectural support for high speed protection of memory integrity and confidentiality in multiprocessor systems","author":"shi","year":"2004","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1145\/146628.139725","article-title":"Adjustable block size coherent caches","author":"dubnicki","year":"1992","journal-title":"Proc Intl Symposium on Computer Architecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744366"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927117.pdf?arnumber=7927117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,7]],"date-time":"2020-10-07T19:58:24Z","timestamp":1602100704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927117","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}