{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:52:17Z","timestamp":1725612737565},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927125","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"938-941","source":"Crossref","is-referenced-by-count":3,"title":["A bridging fault model for line coverage in the presence of undetected transition faults"],"prefix":"10.23919","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Defect-Based Tests: A Key Enabler for Successful Migration to Structural Test","author":"sengupta","year":"1999","journal-title":"Intel Technology Journal Q 1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.811326"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805783"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894244"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966689"},{"key":"ref16","first-page":"305","article-title":"Detectability Conditions for Interconnect Open Defects","author":"champac","year":"2005","journal-title":"Proc VLSI Test Symp"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/VTS.2005.72","article-title":"Resistive Bridge Fault Model Evolution from Conventional to Ultra Deep Submicron Technologies","author":"polian","year":"2005","journal-title":"Proc VLSI Test Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.13"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/DFTVS.2005.64","article-title":"Test of Interconnect Opens Considering Coupling Signals","author":"gomez","year":"2005","journal-title":"Proc Int Symp Defect and Fault Tolerance in VLSI Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2012.0081"},{"key":"ref3","first-page":"418","article-title":"Efficient Test Coverage Determination for Delay Faults","author":"carter","year":"1987","journal-title":"Proc Intl Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.240087"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.177407"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510888"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"ref2","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"Proc Intl Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741618"},{"key":"ref1","first-page":"89","article-title":"Comparison of AC Self-Testing Procedures","author":"barzilai","year":"1983","journal-title":"Proc Intl Test Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DBT.2005.1531300"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.34"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891370"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.30"},{"key":"ref23","first-page":"616","article-title":"On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits","author":"sreedhar","year":"2008","journal-title":"Proc Design Autom and Test in Europe Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299221"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927125.pdf?arnumber=7927125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T13:38:05Z","timestamp":1569332285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927125","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}