{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:25:29Z","timestamp":1725452729893},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927140","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"1020-1025","source":"Crossref","is-referenced-by-count":5,"title":["Revamping timing error resilience to tackle choke points at NTC systems"],"prefix":"10.23919","author":[{"given":"Aatreyi","family":"Bal","sequence":"first","affiliation":[]},{"given":"Shamik","family":"Saha","sequence":"additional","affiliation":[]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"NANGATE","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901882"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref8","first-page":"1149","article-title":"Near-threshold voltage (NTV) design—Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc of DAC"},{"key":"ref7","first-page":"1","article-title":"Varius-ntv: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages","author":"karpuzcu","year":"2012","journal-title":"DSN"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105365"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927140.pdf?arnumber=7927140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T00:17:55Z","timestamp":1496189875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927140","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}