{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:10:47Z","timestamp":1725516647026},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927148","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"1068-1073","source":"Crossref","is-referenced-by-count":1,"title":["Superword level parallelism aware word length optimization"],"prefix":"10.23919","author":[{"given":"Ali Hassan","family":"El Moussawi","sequence":"first","affiliation":[]},{"given":"Steven","family":"Derrien","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2008","author":"lopez","journal-title":"Fast and accurate computation of the roundoff noise of linear time-invariant systems ” Circuits Devices Systems","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DATE.2002.998351"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1155\/2010\/171027"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-3-540-49051-7_16"},{"year":"0","journal-title":"GeCoS","key":"ref14"},{"year":"0","journal-title":"IDFix","key":"ref15"},{"key":"ref16","article-title":"Novel algorithms for word-length optimization","author":"nguyen","year":"2011","journal-title":"EU-SIPCO"},{"year":"2012","journal-title":"Xentium VLIW DSP IP core","key":"ref17"},{"year":"0","journal-title":"VEX","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/PACT.2002.1105970"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/349299.349320"},{"key":"ref6","article-title":"Superword-Level Parallelism in the Presence of Control Flow","author":"shin","year":"2005","journal-title":"CGO '05"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1065910.1065931"},{"key":"ref8","article-title":"Autoscaler for c: An optimizing floating-point to integer c program converter for fixed-point digital signal processors","author":"kum","year":"2000","journal-title":"Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2254064.2254106"},{"key":"ref2","article-title":"Floating-to-fixed-point conversion for digital signal processors","author":"menard","year":"2006","journal-title":"EURASIP"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/SIPS.1998.715819"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DATE.1998.655893"}],"event":{"name":"Design, Automation & Test in Europe Conference & Exhibition (DATE 2017)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927148.pdf?arnumber=7927148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T01:27:46Z","timestamp":1587086866000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7927148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927148","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}