{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:12Z","timestamp":1747868772065},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927185","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"source":"Crossref","is-referenced-by-count":6,"title":["Adaptive power delivery system management for many-core processors with on\/off-chip voltage regulators"],"prefix":"10.23919","author":[{"given":"Haoran","family":"Li","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"Zhongyuan","family":"Tian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"Fairchild Semiconductor"},{"key":"ref11","year":"0","journal-title":"Bourns"},{"key":"ref12","year":"0","journal-title":"Murata"},{"key":"ref13","year":"0","journal-title":"Mosis Integrated Circuit Fabrication Service USC Information Sciences Institute"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref17","article-title":"JADE: a Heterogeneous Multiprocessor System Simulation Platform Using Recorded and Statistical Application Models","author":"maeda","year":"0","journal-title":"HiPEAC Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169034"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/pesc.2006.1712202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.06.003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282287"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2584056"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413400"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref9","first-page":"432","article-title":"FIVR - Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"IEEE AP-14"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927185.pdf?arnumber=7927185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:49:04Z","timestamp":1513198144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927185","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}