{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:43:21Z","timestamp":1725410601188},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927186","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"1269-1272","source":"Crossref","is-referenced-by-count":2,"title":["Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators"],"prefix":"10.23919","author":[{"given":"Xiaoyang","family":"Mi","sequence":"first","affiliation":[]},{"given":"Hesam Fathi","family":"Moghadam","sequence":"additional","affiliation":[]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Fully-integrated SC voltage regulator with on-chip current-sensing and workload optimization in 32nm SOI CMOS","author":"mi","year":"2015","journal-title":"IEEE ISLPED"},{"key":"ref3","article-title":"4.7A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W\/mm2 at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS","author":"andersen","year":"2014","journal-title":"IEEE ISSCC"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCAS.2015.7169148"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TPEL.2007.915182"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.2016.7417985"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISLPED.2015.7273535"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2011.2159054"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2014.2371454"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TPEL.2015.2466095"},{"key":"ref1","article-title":"0.76W\/mm2 on-chip fully-integrated buck converter with negatively-coupled, stacked-LC filter in 65nm CMOS","author":"lee","year":"2014","journal-title":"ECCE"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927186.pdf?arnumber=7927186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T00:20:16Z","timestamp":1496190016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927186","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}