{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:46Z","timestamp":1771703386263,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927201","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"1342-1347","source":"Crossref","is-referenced-by-count":12,"title":["A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era"],"prefix":"10.23919","author":[{"given":"Zeinab","family":"Seifoori","sequence":"first","affiliation":[]},{"given":"Behnam","family":"Khaleghi","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017443"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260926"},{"key":"ref13","article-title":"WP 298: Power Consumption at 40 and 45 nm","author":"klein","year":"2009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927504"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345291"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/IEDM.1972.249198","article-title":"design of micron mos switching devices","author":"dennard","year":"1972","journal-title":"1972 International Electron Devices Meeting"},{"key":"ref27","author":"kuroda","year":"2001","journal-title":"Low-voltage technologies Design of High Performance Microprocessor Circuits"},{"key":"ref3","first-page":"187","article-title":"A hybrid ASIC and FPGA architecture","author":"zuchowski","year":"2002","journal-title":"Proceedings of the 2002 IEEE\/ACM International Conference on Computer-aided Design ACM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref8","first-page":"215","article-title":"A detailed routing for allocating wire segments in field-programmable gate arrays","author":"lemiex","year":"1993","journal-title":"Proc ACM Physical Design Workshop"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"657","DOI":"10.1109\/ASPDAC.2005.1466245","article-title":"Methodology for high level estimation of FPGA power consumption","author":"degalahal","year":"2005","journal-title":"Proceedings of the 2005 Asia and South Pacific Design Automation Conference ACM"},{"key":"ref2","volume":"180","author":"brown","year":"2012","journal-title":"Field-Programmable Gate Arrays"},{"key":"ref9","author":"wilton","year":"1997","journal-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1109\/ASPDAC.2005.1466244","article-title":"Exploiting temporal idleness to reduce leakage power in programmable architectures","author":"bharadwaj","year":"2005","journal-title":"Proceedings of the 2005 Asia and South Pacific Design Automation Conference ACM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412117"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993640"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645548"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826335"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927201.pdf?arnumber=7927201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T13:38:07Z","timestamp":1569332287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927201","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}