{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T18:01:46Z","timestamp":1768413706086,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927251","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"1623-1626","source":"Crossref","is-referenced-by-count":10,"title":["Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit\/miss"],"prefix":"10.23919","author":[{"given":"Haiyu","family":"Mao","sequence":"first","affiliation":[]},{"given":"Xian","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2","article-title":"Design principles for tamper-resistant smartcard processors","author":"k\u00f6mmerling","year":"1999","journal-title":"WOST"},{"key":"ref11","first-page":"1","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref13","author":"bhatnagar","year":"2007","journal-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and Prime Time"},{"key":"ref4","first-page":"234","article-title":"i2wap: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"HPCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.22"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref9","first-page":"23","article-title":"Software-managed energy-efficient hybrid dram\/nvm main memory","author":"hassan","year":"2015","journal-title":"Computing Frontiers"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927251.pdf?arnumber=7927251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:35:19Z","timestamp":1513193719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927251","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}