{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:16Z","timestamp":1773246916200,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927266","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:34:41Z","timestamp":1494866081000},"page":"1691-1696","source":"Crossref","is-referenced-by-count":98,"title":["Register transfer level information flow tracking for provably secure hardware design"],"prefix":"10.23919","author":[{"given":"Armaiti","family":"Ardeshiricham","sequence":"first","affiliation":[]},{"given":"Wei","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Joshua","family":"Marxen","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541947"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140256"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694372"},{"key":"ref13","year":"0","journal-title":"Sec Verilog documentation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/359636.359712"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.225"},{"key":"ref16","article-title":"Testing Hardware Security Properties and Identifying Timing Channels","author":"oberg","year":"2014"},{"key":"ref17","year":"0","journal-title":"Yosys Open SYnthesis Suite"},{"key":"ref18","year":"0"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/1273440.1250722","article-title":"Raksha: a flexible information flow architecture for software security","author":"dalton","year":"2007","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270347"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658637"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000087"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1145\/1508284.1508258","article-title":"Complete information flow tracking from the gates up","author":"tiwari","year":"2009","journal-title":"ACM SIGPLAN Notices ACM"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.31"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.29"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993512"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Lausanne, Switzerland","start":{"date-parts":[[2017,3,27]]},"end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927266.pdf?arnumber=7927266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T13:37:36Z","timestamp":1569332256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927266","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}