{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:47:22Z","timestamp":1761648442253,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927276","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"1751-1756","source":"Crossref","is-referenced-by-count":12,"title":["Benefits of asynchronous control for analog electronics: Multiphase buck case study"],"prefix":"10.23919","author":[{"given":"Danil","family":"Sokolov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Dubikhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Khomenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Lloyd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrey","family":"Mokhov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref10"},{"key":"ref11","article-title":"Scan insertion and ATPG for C-gate based asynchronous designs","author":"lloyd","year":"2014","journal-title":"Synopsys Users Group (SNUG)"},{"key":"ref12","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref13","first-page":"49","article-title":"Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT","volume":"70","author":"khomenko","year":"2006","journal-title":"Fundamenta Informaticae"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.18"},{"journal-title":"Synchronization and Arbitration in Digital Systems","year":"2008","author":"kinniment","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.14"},{"key":"ref17","first-page":"116","article-title":"Opportunistic merge element","author":"mokhov","year":"2015","journal-title":"Asynchronous Circuits and Systems (ASYNC)"},{"year":"0","key":"ref18","article-title":"Modeling Coilcraft RF Inductors"},{"key":"ref4","article-title":"Navigating the path to a successful IC switching regulator design","author":"audy","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Tutorial"},{"journal-title":"Switching Power Supply Design","year":"2009","author":"pressman","key":"ref3"},{"journal-title":"Asynchronous Sequential Switching Circuit","year":"1969","author":"unger","key":"ref6"},{"key":"ref5","first-page":"1373","article-title":"Practical design problems in transistor DC\/DC converters and DC\/AC inverters","volume":"106","author":"towers","year":"1959","journal-title":"Proc IEE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref7","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp of the Theory of Switching"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541479"},{"key":"ref1","article-title":"Holistic mixed signal design in ultra deep sub-micron technologies","author":"talbot","year":"2016","journal-title":"NMI R&D Workshop AMS Design"},{"journal-title":"WORKCRAFT homepage","year":"0","key":"ref9"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927276.pdf?arnumber=7927276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:44:54Z","timestamp":1513194294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927276","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}