{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:19:22Z","timestamp":1771697962113,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8341982","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"73-78","source":"Crossref","is-referenced-by-count":9,"title":["Throughput optimization and resource allocation on GPUs under multi-application execution"],"prefix":"10.23919","author":[{"given":"Srinivasa Reddy","family":"Punyala","sequence":"first","affiliation":[]},{"given":"Theodoros","family":"Marinakis","sequence":"additional","affiliation":[]},{"given":"Arash","family":"Komaee","sequence":"additional","affiliation":[]},{"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.16"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999803"},{"key":"ref13","author":"wende","year":"2014","journal-title":"Multi-threaded kernel offloading to GPGPU using Hyper-Q on Kepler Architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2477405"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974717"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref4","year":"0","journal-title":"Top500 Supercomputers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541956"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451160"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750418"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2588768.2576780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742976"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818979"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08341982.pdf?arnumber=8341982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T07:24:56Z","timestamp":1720250696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8341982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8341982","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}