{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:59:52Z","timestamp":1758124792273},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8341985","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"source":"Crossref","is-referenced-by-count":30,"title":["TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing"],"prefix":"10.23919","author":[{"given":"Grace Li","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref13","first-page":"660","article-title":"Concurrent timing optimization of latch-based digital systems","author":"hsieh","year":"1995","journal-title":"Proc Int Conf Comput Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534921"},{"key":"ref16","first-page":"1","article-title":"Manufacturer turned attacker: Dangers of stealthy trojans via threshold voltage manipulation","author":"vinay","year":"2017","journal-title":"IEEE North Atlantic Test Workshop(NATW)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653847"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74475"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643606"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref27","article-title":"Design-phase buffer allocation for post-siliconclock binning by iterative learning","author":"zhang","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integrated Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.118"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0068-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref20","first-page":"156:1","article-title":"Detecting reliability attacks during split fabricationusing test-only BEOL stack","author":"vaidyanathan","year":"2014","journal-title":"Proc Design Autom Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837321"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.251155"},{"key":"ref24","year":"2013","journal-title":"Gurobi Optimizer Reference Manual"},{"key":"ref23","author":"chen","year":"2011","journal-title":"Applied Integer Programming Modeling and Solution"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0250"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432143"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08341985.pdf?arnumber=8341985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:03:03Z","timestamp":1527552183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8341985","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}