{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:40:51Z","timestamp":1767840051738,"version":"3.49.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8341986","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"97-102","source":"Crossref","is-referenced-by-count":41,"title":["Advancing hardware security using polymorphic and stochastic spin-hall effect devices"],"prefix":"10.23919","author":[{"given":"Satwik","family":"Patnaik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikhil","family":"Rangarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaloo","family":"Rakheja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591540"},{"key":"ref33","author":"amar\u00f9","year":"2015","journal-title":"Majority-inverter graph (MIG) benchmark suite"},{"key":"ref32","author":"mccants","year":"2011","journal-title":"Trusted integrated chips (TIC)"},{"key":"ref31","author":"manipatruni","year":"2015","journal-title":"Spin-Orbit Logic with Magnetoelectric Nodes A Scalable Charge Mediated Nonvolatile Spintronic Logic"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2523124"},{"key":"ref37","author":"subramanyan","year":"2017","journal-title":"Evaluating the security of logic encryption algorithms"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396725"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960429"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2738600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2729398"},{"key":"ref15","article-title":"In the blink of an eye: There goes your AES key","author":"skorobogatov","year":"2012","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref16","first-page":"1","article-title":"Direct charge measurement in floating gate transistors of flash EEPROM using scanning electron microscopy","author":"courbon","year":"2016","journal-title":"Proc ISTFA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2583419"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.4.033002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495587"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(96)00062-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519286"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.2169472"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","first-page":"127","article-title":"Mitigating SAT attack on logic locking","author":"xie","year":"2016","journal-title":"Proc CHES"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2696041"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.4769989"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060471"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_3"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1118"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2474840"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898099"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08341986.pdf?arnumber=8341986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:03:03Z","timestamp":1527552183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":41,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8341986","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}