{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:04:05Z","timestamp":1725527045244},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342011","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"245-248","source":"Crossref","is-referenced-by-count":0,"title":["ACCLIB: Accelerators as libraries"],"prefix":"10.23919","author":[{"given":"Jacob R.","family":"Stevens","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Kozhikkott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Automatic interface synthesis based on the classification of interface protocols of IPs","author":"yun","year":"2008","journal-title":"Proc ASP-DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339218"},{"journal-title":"HLS Verification","year":"0","key":"ref12"},{"journal-title":"Questa Sequential Logic Equivalence Check","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.21236\/ADA461052"},{"journal-title":"Avalon Interface Specifications","year":"2017","key":"ref15"},{"journal-title":"Platform Designer","year":"0","key":"ref16"},{"journal-title":"OpenCores Open Source Hardware Cores","year":"0","key":"ref4"},{"journal-title":"TI OMAP","year":"0","key":"ref3"},{"journal-title":"Synopsys DesignWare IP","year":"0","key":"ref6"},{"journal-title":"Design and Reuse","year":"0","key":"ref5"},{"journal-title":"Catapult High-Level Synthesis","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"journal-title":"Snapdragon","year":"0","key":"ref2"},{"journal-title":"NVIDIA Tegra K1","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342011.pdf?arnumber=8342011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:24:41Z","timestamp":1525803881000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342011","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}