{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:36:58Z","timestamp":1725698218014},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342039","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"379-384","source":"Crossref","is-referenced-by-count":5,"title":["On the reuse of timing resilient architecture for testing path delay faults in critical paths"],"prefix":"10.23919","author":[{"given":"Felipe A.","family":"Kuentzer","sequence":"first","affiliation":[]},{"given":"Leonardo R.","family":"Juracy","sequence":"additional","affiliation":[]},{"given":"Alexandre M.","family":"Amory","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.289"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.1.124"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488771"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2016.9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.21"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.2252"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.190"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref8","first-page":"363","author":"kaps","year":"2008","journal-title":"Chai-Tea Cryptographic Hardware Implementations of XTEA"},{"journal-title":"Plasma CPU","year":"2014","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.740029"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194772"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886412"},{"key":"ref21","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","author":"lai","year":"2000","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342039.pdf?arnumber=8342039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:03:05Z","timestamp":1527552185000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342039","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}