{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:07:36Z","timestamp":1762607256285},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342043","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"401-406","source":"Crossref","is-referenced-by-count":8,"title":["Exploiting on-chip power management for side-channel security"],"prefix":"10.23919","author":[{"given":"Arvind","family":"Singh","sequence":"first","affiliation":[]},{"given":"Monodeep","family":"Kar","sequence":"additional","affiliation":[]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Rajan","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref39"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref33","article-title":"Power attack resistant cryptosystem design: a dynamic voltage and frequency switching approach","author":"yang","year":"0","journal-title":"DATE'05"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/HST.2017.7951799"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1007\/s41635-017-0023-0"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/HST.2016.7495573"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/ICCD.2016.7753359"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/ISLPED.2017.8009186"},{"key":"ref35","article-title":"Instantaneous frequency analysis","author":"korkikian","year":"0","journal-title":"CRYPTO '13"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/VLSID.2007.79"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1404371.1404413"},{"key":"ref40","article-title":"An all-digital fully integrated inductive buck regulator with a 250-MHz multi-sampled compensator and a lightweight autotuner in 130-nm CMOS","author":"kar","year":"0","journal-title":"JSSC'17"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FCCM.2010.49"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/FPL.2014.6927422"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-3-540-74735-2_6"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISSCC.2009.4977309"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/2463209.2488830"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MIXDES.2014.6872188"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/11894063_21"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/502034.502044"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/HPCA.2002.995696"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/2934583.2934607"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-3-540-45238-6_26"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/CICC.2014.6946135"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1007\/s11036-007-0024-2"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/3-540-44709-1_21"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ISLPED.2015.7273503"},{"key":"ref5","article-title":"Differential Power Analysis","author":"kocher","year":"0","journal-title":"Advances in Cryptology—CRYPTO'99"},{"year":"2012","author":"bo","journal-title":"An AES chip with DPA resistance using hardware-based random order execution","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/3-540-68697-5_9"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1016\/j.clsr.2009.11.008"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCAD.2008.4681650"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1016\/j.future.2013.01.010"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref22","article-title":"Adaptive Clocking in the POWER9TM Processor for Voltage Droop Protection","author":"floyd","year":"0","journal-title":"ISSCC '17"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TCSII.2012.2231033"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ESSCIRC.2017.8094523"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/ESSCIRC.2016.7598339"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ISSCC.2017.7870301"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/JETCAS.2014.2315880"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/MWSCAS.2006.381778"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342043.pdf?arnumber=8342043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:25:21Z","timestamp":1525803921000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":41,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342043","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}