{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:45:34Z","timestamp":1729669534461,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342052","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"455-460","source":"Crossref","is-referenced-by-count":1,"title":["Design and integration of hierarchical-placement multi-level caches for real-time systems"],"prefix":"10.23919","author":[{"given":"Pedro","family":"Benedicte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.7873\/DATE.2015.0189"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/12.589219"},{"year":"1993","author":"schlansker","journal-title":"Randomization and Associativity in the Design of Placement-Insensitive Caches","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/12.752660"},{"key":"ref13","article-title":"Towards making a LEON3 multicore compatible with probabilistic timing analysis","author":"hernandez","year":"2015","journal-title":"DASIA"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2897937.2898076"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.063","article-title":"Bus designs for time-probabilistic multicore processors","author":"jalle","year":"2014","journal-title":"DATE"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.7873\/DATE.2013.116"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/RTSS.2013.43"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ECRTS.2016.21"},{"key":"ref19","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"MICRO MICRO 30"},{"year":"2003","journal-title":"SoCLib","key":"ref28"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DSD.2015.26"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.23919\/DATE.2017.7927122"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/3065924"},{"year":"2006","journal-title":"Technical Overview V2 0 1","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/IOLTS.2016.7604666"},{"year":"2015","journal-title":"ARM Expects Vehicle Compute Performance to Increase 100x in Next Decade","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DSD.2016.22"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.982424"},{"key":"ref2","article-title":"Heart of Gold: Making the improbable happen to extend coverage in probabilistic timing analysis","author":"abella","year":"2014","journal-title":"ECRTS"},{"key":"ref9","article-title":"This car runs on code","author":"charette","year":"2009","journal-title":"IEEE Spectrum Online"},{"year":"2012","journal-title":"ARINC Specification 653 Avionics Application Software Standard Standard Interface Part 1 and 4","key":"ref1"},{"key":"ref20","article-title":"Attacking the sources of unpredictability in the instruction cache behavior","author":"mezzetti","year":"2008","journal-title":"RTNS"},{"key":"ref22","article-title":"Randomized caches can be pretty useful to hard realtime systems","volume":"2","author":"mezzetti","year":"2015","journal-title":"Leibniz Transactions on Embedded Systems"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/RTAS.2013.6531084"},{"year":"2007","author":"poovey","journal-title":"Characterization of the EEMBC Benchmark Suite","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref26","article-title":"Randomized caches considered harmful in hard real-time systems","volume":"1","author":"reineke","year":"2014","journal-title":"Leibniz Transactions on Embedded Systems"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/1347375.1347389"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342052.pdf?arnumber=8342052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T22:40:21Z","timestamp":1571265621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342052","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}