{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T14:42:52Z","timestamp":1758638572012},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342080","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"605-608","source":"Crossref","is-referenced-by-count":24,"title":["A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ansh","family":"Rupani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Walter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Raitza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"Heinzig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Baldauf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter M.","family":"Weber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1544","article-title":"Using Emerging Technologies for Hardware Security Beyond PUFs","author":"an chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"journal-title":"A Digital Synthesis Flow using Open Source EDA Tools","year":"2017","author":"edwards","key":"ref13"},{"journal-title":"Yosys Open SYnthesis Suite","year":"0","author":"wolf","key":"ref14"},{"journal-title":"ABC An academic industrial-strength verification tool","year":"2010","author":"brayton","key":"ref15"},{"journal-title":"Graywolf Professional-grade placement tool","year":"2017","key":"ref16"},{"journal-title":"Qrouter over the cell router or sea of gates detailed router","year":"2017","key":"ref17"},{"journal-title":"KLayout — High Performance Layout Viewer And Editor","year":"2017","key":"ref18"},{"journal-title":"Logic synthesis and optimization benchmarks","year":"1988","author":"yang","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.137"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.248","article-title":"Advanced system on a chip design based on controllable-polarity FETs","author":"gaillardon","year":"2014","journal-title":"DATE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.10.009"},{"key":"ref2","first-page":"338","article-title":"Exploiting transistor-level reconfiguration to optimize combinational circuits","author":"raitza","year":"2017","journal-title":"DATE"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"169","DOI":"10.3850\/9783981537079_0206","article-title":"Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits","author":"trommer","year":"2016","journal-title":"DATE"},{"journal-title":"Physical Synthesis Flow","year":"0","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838456"},{"journal-title":"Toward more accurate scaling estimates of CMOS circuits from 180 nm to 22 nm ”","year":"0","author":"stillmaker","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2019155"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346955"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342080.pdf?arnumber=8342080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T18:40:20Z","timestamp":1571251220000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342080","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}