{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T13:04:53Z","timestamp":1758632693419},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342110","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"767-772","source":"Crossref","is-referenced-by-count":20,"title":["Technology mapping flow for emerging reconfigurable silicon nanowire transistors"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[]},{"given":"Michael","family":"Raitza","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"journal-title":"CUDD CU Decision Diagram Package Release 2 3 0","year":"1998","author":"somenzi","key":"ref12"},{"journal-title":"Technology Mapping Flow for Reconfigurable Silicon Nanowire FETs","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.3850\/9783981537079_0206","article-title":"Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits","author":"trommer","year":"2016","journal-title":"DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307728"},{"key":"ref17","article-title":"BDS: a BDD-based logic optimization system","author":"yang","year":"2002","journal-title":"TCAD"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0 1991","year":"0","author":"yang","key":"ref18"},{"key":"ref19","article-title":"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs","author":"zhang","year":"2013","journal-title":"ISCAS"},{"journal-title":"ABC An academic industrial-strength verification tool","year":"2010","author":"brayton","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129981"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref2","article-title":"Majority-Inverter Graph: A New Paradigm for Logic Optimization","author":"aman\u00fa","year":"0","journal-title":"TCAD (2016)"},{"key":"ref1","article-title":"Efficient arithmetic logic gates using double-gate silicon nanowire FETs","author":"amar\u00f9","year":"2013","journal-title":"NEWCAS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342110.pdf?arnumber=8342110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T23:48:50Z","timestamp":1526946530000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342110","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}