{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:18:39Z","timestamp":1774365519240,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342111","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"773-778","source":"Crossref","is-referenced-by-count":7,"title":["Efficient synthesis of approximate threshold logic circuits with an error rate guarantee"],"prefix":"10.23919","author":[{"given":"Yung-An","family":"Lai","sequence":"first","affiliation":[]},{"given":"Chia-Chun","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chia-Cheng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264136"},{"key":"ref31","author":"winder","year":"1962","journal-title":"Threshold Logic"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1961.29"},{"key":"ref35","year":"0"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/TCAD.2004.839468","article-title":"Threshold Network Synthesis and Optimization and its Application to Nanotechnologies","volume":"24","author":"zhang","year":"2005","journal-title":"IEEE IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/31.7601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858408"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1109\/5.573739","article-title":"Overview of Nanoelectronic Devices","author":"goldharber-gordon","year":"1997","journal-title":"Proc IEEE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000671"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.857540"},{"key":"ref17","first-page":"1327","article-title":"Resistive configurable associative memory for approximate computing","author":"imani","year":"2016","journal-title":"Proc DATE"},{"key":"ref18","first-page":"397","article-title":"Pareto-Based Multiobjective Machine Learning: An Overview and Case Studies","author":"jin","year":"2008","journal-title":"IEEE Trans on Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691123"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref27","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030989"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.21"},{"key":"ref29","first-page":"796","article-title":"Substitute-andsimplify: A unified design paradigm for approximate and quality configurable circuits","author":"venkataramani","year":"2013","journal-title":"Proc DATE"},{"key":"ref5","first-page":"63","article-title":"On Existential and Constructive Neural Complexity Results","author":"beiu","year":"2003","journal-title":"Neural Networks and Computational Intelligence"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024863"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428061"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967001"},{"key":"ref22","first-page":"1","article-title":"Rewiring for Threshold Logic Circuit Minimization","author":"lin","year":"2014","journal-title":"Proc DATE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918351"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372610"},{"key":"ref23","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1089"},{"key":"ref25","first-page":"768","article-title":"Logic Synthesis for Regular Fabric Realized in Quantum dot Cellular Automata","author":"perkowski","year":"2004","journal-title":"J Multiple-Valued Logic Soft Computing"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342111.pdf?arnumber=8342111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:30:04Z","timestamp":1525804204000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342111","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}