{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:47:52Z","timestamp":1764784072754,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342114","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"791-796","source":"Crossref","is-referenced-by-count":18,"title":["A cross-layer adaptive approach for performance and power optimization in STT-MRAM"],"prefix":"10.23919","author":[{"given":"Nour","family":"Sayed","sequence":"first","affiliation":[]},{"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref11","first-page":"1","article-title":"Improving STT-MRAM density through multibit error correction","author":"bel","year":"2014","journal-title":"DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928937"},{"key":"ref15","first-page":"1431","article-title":"Impact of process-variations in STTRAM and adaptive boosting for robustness","author":"seyedhamidreza","year":"2015","journal-title":"DATE"},{"key":"ref16","first-page":"712","article-title":"AWARE (Asymmetric Write Architecture With RE-dundant Blocks): A High Write Speed STT-MRAM Cache Architecture","volume":"22","author":"kwon","year":"2014","journal-title":"TVLSI"},{"key":"ref17","first-page":"2221","volume":"59","author":"munira","year":"2012","journal-title":"A Quasi-analytical model for energy-delay-reliability tradeoff studies during write operations in STT-RAM"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2012.6222840"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2496363"},{"key":"ref8","first-page":"229","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref7","first-page":"1","volume":"50","author":"suzuki","year":"2014","journal-title":"Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic"},{"key":"ref2","first-page":"2155","volume":"98","author":"wolf","year":"2010","journal-title":"The promise of nanomagnetics and spintronics for future logic and universal memory"},{"key":"ref1","first-page":"2816","volume":"53","author":"zhao","year":"2006","journal-title":"New Generation of Predictive Technology Model for sub-45nm Early Design Explorations"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref20","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342114.pdf?arnumber=8342114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T19:48:49Z","timestamp":1526932129000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342114","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}