{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:54:06Z","timestamp":1764402846689},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342131","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"881-884","source":"Crossref","is-referenced-by-count":5,"title":["A parameterized timing-aware flip-flop merging algorithm for clock power reduction"],"prefix":"10.23919","author":[{"given":"Chaochao","family":"Feng","sequence":"first","affiliation":[]},{"given":"Daheng","family":"Yue","sequence":"additional","affiliation":[]},{"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Zhuofan","family":"Liao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542978"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647784"},{"key":"ref14","first-page":"598","article-title":"Useful clock skew optimization under a multi-corner multi-mode design framework","author":"shen","year":"2010","journal-title":"Int Symp on Quality Electronic Design (ISQED)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775988.775989"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898025"},{"key":"ref5","first-page":"721","article-title":"Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads","author":"martin","year":"2002","journal-title":"Int Conf on Computer-Aided Design (ICCAD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996614"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.41"},{"key":"ref9","article-title":"Using multi-bit register inference to save area and power: The good, the bad, and the ugly","author":"kretchmer","year":"2001","journal-title":"EE Times Asia"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342131.pdf?arnumber=8342131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T20:03:07Z","timestamp":1527537787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342131","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}