{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:32:11Z","timestamp":1725427931098},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342132","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"885-888","source":"Crossref","is-referenced-by-count":1,"title":["Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study"],"prefix":"10.23919","author":[{"given":"Seungwon","family":"Kim","sequence":"first","affiliation":[]},{"given":"Ki Jin","family":"Han","sequence":"additional","affiliation":[]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APEMC.2012.6237922"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837483"},{"year":"0","key":"ref10"},{"journal-title":"Synopsys version K-2015 06-2","year":"2013","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373889"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/63.974375"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2017.8048276"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.378"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469400"},{"journal-title":"Power Integrity Modeling and Design for Semiconductors and Systems","year":"2007","author":"swaminathan","key":"ref1"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342132.pdf?arnumber=8342132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T04:36:51Z","timestamp":1633495011000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342132","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}