{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:46:21Z","timestamp":1730342781417,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342145","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"943-948","source":"Crossref","is-referenced-by-count":4,"title":["A WCET-aware parallel programming model for predictability enhanced multi-core architectures"],"prefix":"10.23919","author":[{"given":"Simon","family":"Reder","sequence":"first","affiliation":[]},{"given":"Leonard","family":"Masing","sequence":"additional","affiliation":[]},{"given":"Harald","family":"Bucher","sequence":"additional","affiliation":[]},{"given":"Timon","family":"ter Braak","sequence":"additional","affiliation":[]},{"given":"Timo","family":"Stripf","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"53","article-title":"A Time-Predictable Memory Network-on-Chip","volume":"39","author":"schoeberl","year":"2014","journal-title":"2nd International Workshop on Worst-Case Execution Time Analysis"},{"journal-title":"Software-hardware interface for multi-many-core (shim) specification v1 00 final","year":"0","key":"ref11"},{"key":"ref12","article-title":"ARGO Deliverable 4.1: Specification of a WCET-aware abstract architecture description","author":"reder","year":"2016","journal-title":"The ARGO project consortium EU Project Deliverable"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"key":"ref14","first-page":"471","article-title":"The semantics of a simple language for parallel programming","volume":"74","author":"kahn","year":"1974","journal-title":"Information Processing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36575-3_22"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57659-2_36"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref4","first-page":"117","author":"k\u00e4stner","year":"2012","journal-title":"Meeting Real-Time Requirements with Multi-core Processors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.46"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577777"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926005"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342145.pdf?arnumber=8342145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:21:47Z","timestamp":1525789307000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342145","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}