{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:41Z","timestamp":1774367501875,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342160","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1009-1014","source":"Crossref","is-referenced-by-count":2,"title":["Supporting runtime reconfigurable VLIWs cores through dynamic binary translation"],"prefix":"10.23919","author":[{"given":"Simon","family":"Rokicki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erven","family":"Rohou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Derrien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2005\/127158"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.175"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_19"},{"key":"ref13","author":"celio","year":"2015","journal-title":"The berkeley out-of-order machine (boom) An industry-competitive synthesizable parameterized risc-v processor"},{"key":"ref14","author":"asanovi?","year":"2016","journal-title":"The rocket chip generator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191529"},{"key":"ref3","first-page":"26","article-title":"DAISY: Dynamic Compilation for 100% Architectural Compatibility","author":"ebcio?lu","year":"1997","journal-title":"ISCAS'97"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927147"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.70"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005774"},{"key":"ref2","article-title":"QEMU, a Fast and Portable Dynamic Translator","author":"bellard","year":"2005","journal-title":"USENIX"},{"key":"ref1","article-title":"Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_40"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342160.pdf?arnumber=8342160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:23:24Z","timestamp":1525789404000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342160","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}