{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T22:33:35Z","timestamp":1723070015547},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342169","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"source":"Crossref","is-referenced-by-count":5,"title":["Optimal DC\/AC data bus inversion coding"],"prefix":"10.23919","author":[{"given":"Jan","family":"Lucas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sohan","family":"Lal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"hollis","year":"2016","journal-title":"Devices and methods for facilitating data inversion to limit both instantaneous current and signal transitions"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373509"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010631"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387159"},{"key":"ref15","author":"jouppi","year":"2012","journal-title":"CACTI-IO Technical Report"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185369"},{"key":"ref17","article-title":"Mobile memory technology roadmap","author":"vuong","year":"2013","journal-title":"JEDEC's Mobile Forum"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095801"},{"key":"ref4","year":"2016","journal-title":"Graphics Double Data Rate (GDDR5) SGRAM Standard"},{"key":"ref3","year":"2016","journal-title":"Graphics Double Data Rate (GDDR5) SGRAM Standard"},{"key":"ref6","year":"2009","journal-title":"POD15 — 1 5 V PSEUDO OPEN DRAIN I\/O"},{"key":"ref5","year":"2017","journal-title":"DDR4 SDRAM Standard"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015395"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523165"},{"key":"ref2","year":"2006","journal-title":"Graphics Double Data Rate (GDDR4) SGRAM Standard"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2334635"},{"key":"ref9","article-title":"Bus encoding for low-power highperformance memory systems","author":"chang","year":"2000","journal-title":"Design Automation Conference (DAC)"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342169.pdf?arnumber=8342169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:23:55Z","timestamp":1525789435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342169","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}