{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:46:28Z","timestamp":1730342788129,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342172","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1081-1086","source":"Crossref","is-referenced-by-count":6,"title":["URECA: Unified register file for CGRAs"],"prefix":"10.23919","author":[{"given":"Shail","family":"Dave","sequence":"first","affiliation":[]},{"given":"Mahesh","family":"Balasubramanian","sequence":"additional","affiliation":[]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.81"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2893475"},{"key":"ref14","first-page":"35","article-title":"Register file architecture optimization in a coarse-grained reconfigurable architecture","author":"kwok","year":"2005","journal-title":"Field-Programmable Custom Computing Machines 2005 FCCM 2005 13th Annual IEEE Symposium on"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-008-0208-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744884"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7_6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570793"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342172.pdf?arnumber=8342172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:24:51Z","timestamp":1525789491000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342172","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}