{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:46:30Z","timestamp":1730342790924,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342182","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1139-1142","source":"Crossref","is-referenced-by-count":6,"title":["Parallel code generation of synchronous programs for a many-core architecture"],"prefix":"10.23919","author":[{"given":"Amaury","family":"Graillat","sequence":"first","affiliation":[]},{"given":"Matthieu","family":"Moy","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Raymond","sequence":"additional","affiliation":[]},{"given":"Benoit Dupont","family":"de Dinechin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/32.798329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1165780.1165786"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.13"},{"key":"ref13","article-title":"Communication centric design in complex automotive embedded systems","volume":"76","author":"hamann","year":"2017","journal-title":"LIPIcs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834862"},{"key":"ref6","article-title":"Scheduling of parallel applications on many-core architectures with caches: bridging the gap between WCET analysis and schedulability analysis","author":"nguyen","year":"2015","journal-title":"JRWRTC 2015"},{"key":"ref5","article-title":"Developing critical embedded systems on multicore architectures: the prelude-schedmcore toolset","author":"cordovilla","year":"2011","journal-title":"RTNS'11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45449-7_12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref1","first-page":"1","article-title":"Time-critical computing on a single-chip massively parallel processor","author":"de dinechin","year":"2014","journal-title":"DATE '14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744889"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342182.pdf?arnumber=8342182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:29:22Z","timestamp":1525789762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342182","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}