{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:24:59Z","timestamp":1725780299571},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342185","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1151-1154","source":"Crossref","is-referenced-by-count":4,"title":["Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator"],"prefix":"10.23919","author":[{"given":"Giulia","family":"Santoro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario R.","family":"Casu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentino","family":"Peluso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","article-title":"A 803 gop\/s\/w convolutional network accelerator","author":"cavigelli","year":"2016","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"key":"ref11","first-page":"1","article-title":"Ultra-fine grain vdd-hopping for energy-efficient multiprocessor socs","author":"peluso","year":"2016","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref5","article-title":"Accelerating deep neural networks on mobile processor with embedded programmable logic","author":"dundar","year":"2013","journal-title":"Neural Information Processing Systems Conference (NIPS)"},{"journal-title":"Caffe Convolutional Architecture for Fast Feature Embedding","year":"2014","author":"jia","key":"ref12"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc 2015 ACM\/SIGDA Int Symp Field-Programmable Gate Arrays"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009208"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342185.pdf?arnumber=8342185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T20:03:00Z","timestamp":1527537780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342185","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}