{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T04:58:57Z","timestamp":1768453137568,"version":"3.49.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342221","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1339-1344","source":"Crossref","is-referenced-by-count":4,"title":["Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs"],"prefix":"10.23919","author":[{"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[]},{"given":"Chien-Yu","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jhih-Ying","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"590","article-title":"3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits","author":"zhou","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref30","first-page":"300","article-title":"Temporal floorplanning using the T-tree formulation","author":"yuh","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref10","first-page":"1808","article-title":"Planning Massive Interconnects in 3D Chips","volume":"34","author":"knechtel","year":"2015","journal-title":"IEEE TCAD"},{"key":"ref11","first-page":"115","article-title":"Stable-LSE Based Analytical Placement with Overlap Removable Length","author":"kuwano","year":"2010","journal-title":"Proc SASIMI"},{"key":"ref12","first-page":"389","article-title":"Voltage Island Aware Floor-planning For Power and Timing Optimization","author":"lee","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883857"},{"key":"ref14","first-page":"47","article-title":"Thermal-aware Power Network Design for IR drop Reduction in 3D ICs","author":"li","year":"2012","journal-title":"Proc ASP-DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2104983"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/2966986.2967071","article-title":"SAINT: Handling Module Folding and Alignment in Fixed-outline Floorplans for 3D ICs","author":"lin","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref18","article-title":"Remove for blind review","year":"0","journal-title":"IEEE TCAD"},{"key":"ref19","first-page":"1079","article-title":"3D CBL: An Efficient Algorithm for General 3-Dimensional Packing Problems","author":"ma","year":"2005","journal-title":"Proc MWSCAS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120899"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2650989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"ref29","first-page":"725","article-title":"Temporal Floorplanning Using 3D-subTCG","author":"yuh","year":"2004","journal-title":"Proc ASP-DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013283"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"ref9","first-page":"526","article-title":"Multilevel hypergraph partitioning: Application in VLSI domain","author":"karypis","year":"1997","journal-title":"Proc DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042895"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref21","author":"naylor","year":"2001","journal-title":"Non-linear Optimization System and Method for Wire Length and Delay Optimization for and Automatic Electric Circuit Placer"},{"key":"ref24","first-page":"13","article-title":"Multi-voltage floorplan design with optimal voltage assignment","author":"qian","year":"2009","journal-title":"Proc ISPD"},{"key":"ref23","first-page":"8","article-title":"Tier-Partitioning for Power Delivery vs Cooling Tradeoff in 3D VLSI for Mobile Applications","author":"pantht","year":"2015","journal-title":"Proc DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372645"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342221.pdf?arnumber=8342221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T14:30:38Z","timestamp":1525789838000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342221","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}