{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:13:38Z","timestamp":1723698818096},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342225","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"source":"Crossref","is-referenced-by-count":2,"title":["SPA: Simple pool architecture for application resource allocation in many-core systems"],"prefix":"10.23919","author":[{"given":"Jayasimha Sai","family":"Koduri","sequence":"first","affiliation":[]},{"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3057267"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3050437"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488942"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271791"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.08.005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535359"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"760","DOI":"10.1145\/1391469.1391664","article-title":"Adam: run-time agent-based distributed application mapping for on-chip communication","author":"al faruque","year":"2008","journal-title":"Design Automation Conference 2008 DAC 2008 45th ACM\/IEEE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","author":"jeffers","year":"2013","journal-title":"Intel Xeon Phi Coprocessor High-performance Programming"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573511"},{"key":"ref5","first-page":"1","article-title":"Evaluation of adaptive memory management techniques on the tilera tile-gx platform","author":"fleig","year":"2014","journal-title":"Architecture of Computing Systems (ARCS) 2014 Workshop Proceedings VDE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-007-0032-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6035001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6460-1_11"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2015.36"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342225.pdf?arnumber=8342225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:31:35Z","timestamp":1525804295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342225","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}