{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:37:57Z","timestamp":1774964277557,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342235","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"1423-1428","source":"Crossref","is-referenced-by-count":171,"title":["XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks"],"prefix":"10.23919","author":[{"given":"Xiaoyu","family":"Sun","sequence":"first","affiliation":[]},{"given":"Shihui","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref11","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref12","article-title":"Embedded 2Mb ReRAM macro with 2.6 ns read access time using dynamic-trip-point-mismatch sampling current-mode sense amplifier for IoE applications","author":"lo","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009177"},{"key":"ref14","article-title":"Binary convolutional neural network on RRAM","author":"tang","year":"2017","journal-title":"Proc ACM\/IEEE ASP-DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2573140"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1960.1057548"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref3","author":"rastegari","year":"2016","journal-title":"Xnor-net Imagenet classification using binary convolutional neural networks"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724692"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372570"},{"key":"ref2","author":"courbariaux","year":"2016","journal-title":"Binarized neural network Training deep neural networks with weights and activations constrained to+ 1 or-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342235.pdf?arnumber=8342235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:24:44Z","timestamp":1525803884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342235","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}