{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T15:32:12Z","timestamp":1778599932975,"version":"3.51.4"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342271","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:20:11Z","timestamp":1524511211000},"page":"1604-1609","source":"Crossref","is-referenced-by-count":19,"title":["Extending the lifetime of NVMs with compression"],"prefix":"10.23919","author":[{"given":"Jie","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Hua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2856423"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.08.004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.100"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/2770287.2770300","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"Proc NanoArch"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.32"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.56"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.99"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927152"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref29","first-page":"333","article-title":"Improving privacy and lifetime of pcm-based main memory","author":"kong","year":"2010","journal-title":"Proceedings of DSN"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056043"},{"key":"ref8","first-page":"1116","article-title":"Captopril: Reducing the Pressure of Bit Flips on Hot Locations in Non-Volatile Main Memories","author":"majid jalili","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2755440"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2615845"},{"key":"ref9","volume":"1500","author":"alameldeen","year":"2004","journal-title":"Frequent pattern compression A significance-based compression scheme for 12 caches"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446056"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081426"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.62"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"Spec cpu2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden, Germany","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342271.pdf?arnumber=8342271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,2]],"date-time":"2023-09-02T03:38:26Z","timestamp":1693625906000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342271\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342271","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}